Clocks & Timing ICs Evaluation Kit

Analog, Digital & Mixed-Signal ICs, Modules, Subsystems & Instrumentation



Software & Hardware Installation

For All Hittite Clock Distribution & Generator Products



Order On-Line at: www.hittite.com Receive the latest product releases - click on "My Subscription"

20 Alpha Road Chelmsford, MA 01824 Phone: 978-250-3343 • Fax: 978-250-3373 • sales@hittite.com

140-00100-00 Rev A - CP120851



Rev A

Table of Contents

1.	Introduction	.3
2.	Package Contents	.3
3.	Operating Environment	.3
4.	Setup and Installation	.4
5.	PLL Programming	.8
6.	Hittite PLL Design Tool	13
7.	Technical Support.	13

Notice

Hittite Microwave Corporation has prepared this manual for use by Hittite personnel and customers as a guide for the proper installation, operation, and maintenance of Hittite equipment and computer programs. The drawings, specifications, and information contained herein are the property of Hittite Microwave Corporation, and any unauthorized use or disclosure of these drawings, specifications, and information is prohibited; they shall not be reproduced, copied, or used in whole or in part as the basis for manufacture or sale of the equipment or software programs without the prior written consent of Hittite Microwave Corporation.



1. Introduction

Rev A

This document provides basic instructions for getting started with Hittite Clocks & Timing ICs Evaluation Kit. Hittite Clocks & Timing ICs Evaluation Kit consists of hardware and software that allows users to control Hittite Clocks & Timing ICs evaluation boards and observe and test full functionality and performance of Hittite Clocks & Timing ICs.

Note: For most up-to-date software download and information please visit www.hittite.com.

2. Package Contents

2.1 Hardware

Verify that all the items listed in Table 1 are included in the shipment.

Item	Quantity
PLL Evaluation Board	1
USB Interface Board	1
6' USB A Male to USB B Male Cable	1
CD ROM (Contains User Manual and software)	1

Table 1: Packing List

2.2 Software

- 1. Hittite Clocks & Timing ICs Eval Software
 - Enables users to communicate with and control Hittite Clocks & Timing ICs with their PCs, and observe full functionality and performance of all Hittite Clocks & Timing ICs
- 2. Hittite PLL Design Software
 - Is a powerful tool that can aid in the design and performance analysis of all Hittite's PLLs and Clocks & Timing ICs

3. Operating Environment

The Clocks & Timing ICs Evaluation Kit is designed for use in a laboratory setting at ambient room temperature (25°C) and is not protected against moisture. The USB Interface Board has an ESD rating of +/-3000V, however the HMC Clocks & Timing ICs may have a lower rating (check the product's datasheet for its specific ESD rating). Use appropriate ESD procedures and precautionary measures when handling all electronic hardware.



4. Setup and Installation

4.1 User Provided Equipment

In addition to the items provided in the Clocks & Timing ICs Evaluation Kit, the user must provide the following equipment to communicate with the PLL under test.

- DC Power Supply
- DC Cables
- Computer (PC) with Standard USB port
- 10 MHz Reference (Optional)
- For detailed specifications regarding operating system and software requirements please visit www.hittite.com.

4.2 Software Installation

Note: Installing/Uninstalling the Hittite Clocks & Timing ICs Evaluation Software & Hittite PLL Design Software requires administrative privileges

- 1. Hittite Clocks & Timing ICs Evaluation Software Installation
 - To install/uninstall Hittite Clocks & Timing ICs Evaluation Software double click on "Hittite Clocks & Timing ICs Eval Software Installer.exe" that was downloaded from <u>www.hittite.com</u>, or provided with a CD, and follow the installation/uninstallation wizard.
- 2. Hittite PLL Design Software Installation
 - To install/uninstall Hittite PLL Design Software, log in as administrator and right click on "Hittite PLL Design Software Installer.exe" that was downloaded from <u>www.hittite.com</u>, or provided with a CD, and select 'Run as Administrator,' and follow the installation/uninstallation wizard.

4.3 Hardware Setup

Setup all hardware according to Figure 1.

- 1. Setup the evaluation board
 - a. Set the DC power supply to +5.5V and connect to the evaluation board. Some evaluation boards require a second higher power supply to operate. The evaluation board power connections are all labelled with the required voltage.
 - b. Connect Phase Noise Test Set or Spectrum Analyzer to the evaluation board through an RF cable.
- 2. Plug the header connector of the USB Interface board into the header connector of the evaluation board or use the ribbon cable (provided with some evaluation kits).
- 3. Connect the USB Interface Board to the USB port of the PC through the USB Cable provided with the kit.
- 4. The HMC1033/HMC1035 evaluation board includes a precision PLL which generates a 50 MHz clock locked to an externally supplied 10 MHz reference. The PLL design is an HMC1031 phase/ frequency detector, passive loop filter and a low noise 50 MHz VCXO. The PLL is normally, or



default upon shipping, set to lock on to a 10 MHz reference feed into "REF IN". A 5 MHz input reference can be used if D1, D0 is reconfigured to "1,1", or 50 MHz if D1, D0 is reconfigured to "0,1". The "REF IN" would normally have a +/-50 ppm tolerance which falls within the VCXO pull range. Although not recommended, the HMC1033/HMC1035 Eval Board can be operated without supplying an external reference, and the PLL will pull the VCXO to about 49.992 MHz, or 180 ppm low. Alternatively, an external reference can be feed into the HMC1033/HMC1035 evaluation board which requires removing C44,C35, R32 and J6, the TPLL/TCXO Jumper, and placing a 0 Ohm resistor in the R20 and R36 locations. See Evaluation PCB Schematic for more details. The HMC1032/HMC1034 eval boards have a 50 MHz crystal oscillator and do not require an external source.




Figure 1. Hardware Setup

*Device must be provided by user. Please note that some evaluation boards connect directly to the USB board without a ribbon cable.

4.4 Launch Hittite Clocks & Timing ICs Evaluation Software

1. Launch the "Hittite Clocks & Timing ICs Eval Software" file from Start, All Program Files menu on your PC, or from your Desktop. Hittite Clocks & Timing ICs Evaluation Software Selection Window shown in Figure 2 will appear. From the drop down list, select the part under test.

Rev A



Hittite Clk and Timing Eval	uation Software	
MICROWAVE CORPORATION		Version: 1.0.2.0
Select Product From Drop Dow	n List	
×	Clock and Timing	
HMC1032LP6GE HMC1033LP6GE HMC1034LP6GE		
HMC1035LP6GE		
		~
		>
Done		Quit

Rev A

Figure 2. Hittite PLL Product Selection Window

2. Press "Done", the Hittite PLL Evaluation Software GUI shown in Figure 3 will appear.



🏽 Hittite Clock and Timi	ng Main GUI			
Help				
	PORATION Version	r 1.0.2.0		Register File Display Addr (Hex) Data (Hex)
SPI Access SPI Read/Write 1 SPI Read/Write 2 Utilities Frequency Hop Scan VCO Frequency Synthesizer Block Diag	ram	z] NO H Prod VCO Hz] VCO INIT	Bit GUI Access INFINTERFACE Luct : HMC1033LP6GE TO PS DIVIDER : 1 2 TO OUT DIVIDER : 1 2 4 6 8 PIN: Chip EN IRMATION : Wideband Synthe VCO Gui	
OUT Freq Desired [MHz] 0 Update Frequency Frac Mode Exact Freq Mode Auto BW OUT freq Step [MHz] 0 Up Down	OUT Frequency (Actual) O MHz Error O Hz Prescaler Frequency O MHz VCO Frequency O MHz	Divider Arrangement Auto Manual Override VC0 to Output Fundamental VC0 to Prescaler Check Lock Lost communicat Check Lock	Low - DISABLE	Load Reg File

Figure 3. Clocks & Timing ICs Main Control GUI

- 3. Load the register file.
 - a. Press the "Load Reg File" button flashing in the lower right corner of the display. Navigate to register setting files corresponding to the device under test.
 - b. Select the file according to the desired mode of operation; Fractional or Integer, LVDS or LVPECL, Power Priority or Performance Priority.
 - c. The Check Lock section should now display the green 'LOCKED' display indicator.
- 4. Consult the Product Operation Guide available on <u>www.hittite.com</u> or provided on the CD-ROM for detailed instructions on PLL programming and debugging.

7



5. PLL Programming

5.1 Frequency Selection

To program the PLL to a desired frequency, enter the frequency in the "OUT Freq Desired" box and press the "Update Frequency" button (Reference divider and VCO divider registers are only updated when the "Update Frequency" button is pressed).

The "OUT Freq (Actual)" box displays the frequency that the PLL is actually generating. The "Error" box displays the frequency error between the desired and actual frequencies.

5.2 External or Internal Fixed Dividers

Often, there will be dividers and/or doublers used between the VCO and the PLL's prescaler, and/or between the VCO and the measurement equipment. For the GUI to calculate the correct N for the PLL, it needs to know the ratio between the "OUT Freq Desired" and the prescaler input. For standard Hittite parts, in "Auto" mode, the SW determines the value based on the selected part number, and the programmed register settings. If the user is using external dividers or multipliers, however, the "Manual Override" should be selected, and the frequency relationship between the VCO and output, and VCO and Prescaler need to be specified by the user.

A block diagram of the PLL system is available by clicking on the "Synthesizer Block Diagram" button on the Clocks & Timing ICs Main Control GUI (See Figure 4). The diagram may not be exactly as shown depending on the device and configuration. Some PLLs may have a fixed divider internal to the PLL in the loop.




Figure 4. Synthesizer Block Diagram



Rev A

5.3 Frequency Step in Channel Size

To step up/down in frequency, enter the desired frequency step size in MHz in the "OUT Freq Step" window and press the "Up"/"Down" button.

5.4 Fractional Mode

To operate in Fractional Mode, check the "Frac Mode" box. It is recommended to run the provided register file for the desired mode (Fractional or Integer) for best spectral performance as there are other registers that need configuring when changing between these two modes.

5.5 Check Lock

The "LOCKED"/"UNLOCKED" indicator is updated every time the "Update Frequency" button is pressed. You can confirm the locked state at any time by pressing the "Check Lock" button.

5.6 Frequency Hopping

When performing settling time measurements, the PLL can also be configured to hop between two specified frequencies entered in the "Frequency Hop" window. The "Dwell Time" is not well calibrated and only offers a crude time estimation. It should not be relied upon for accurate hop timing.



🎒 Hittite Clock and Timi	ng Main GUI	
	PEOBATION Version: 1.0.2.0	Register File Display Addr (Hex) Data (Hex)
SPI Access SPI Read/Write 1 SPI Read/Write 2 Utilities Frequency Hop Scan VCO Frequency Synthesizer Block Diag		
OUT Freq Desired (MHz) 0 Update Frequency Frac Mode Exact Freq Mode Auto BW OUT freq Step [MHz] 0 Up Down	OUT Frequency (Actual) Divider Arrangement ChipEN PIN 0 MHz Auto Manual 0 MHz VC0 to Output 1 0 Hz Fundamental VC0 to Prescaler 1 Prescaler Frequency O MHz Check Lock Show R/W Regs VC0 Frequency MHz Check Lock Disable History whe switching windows	n Save Reg File

Figure 5. Clocks & Timing ICs Main Control GUI

5.7 Register Read/Write

The SPI Read/Write buttons located in the "Open Detailed GUI" and "VCO GUI" provide direct register read/write capability in Hex. These are debug tools. To observe all the detailed register states, click the "Open Detailed GUI" button and the window in Figure 5 will open or click the "VCO GUI" button and the window in Figure 5 will open or click the "VCO GUI" button and the window in Figure 6 will open. Each register in the "Open Detailed GUI" section is controlled by its own "Read" and "Write" button in its sub-panel. Changes made by clicking on any check box are only implemented upon clicking that register's "Write" button. Similarly a panel is only updated after the "Read" button is clicked. The registers in the "VCO GUI" are automatically updated when new data is entered.



HMC1033LP6GE - NO HW INTERFACE			
Register 00h: Strobe Register	Register 05h: VCO SPI Data 0 0 0 Read	Register 08h: Analog Enable 00: bias enable Read 01: CP enable Write 02:pfd enable Write 03: ref path buff enable 03: ref path buff enable 04: VCD Path RF buffer enable 05: GP0/LD0/SD0 pad enable 06: Reserved 06: Reserved	Register 0Bh: PFD/CP Control 0: ~~1ns ✓ Delay Sel [2:0] Read 3: Short Inputs Write 4: PFD Swap 9: Force CP Up 5: PFD Up En 10: Force CP Dn 6: PFD Dn En 11: Force CP Mid 0: disabled ✓
Register 01h: Enables 00: CE from PIN (1) or SPI (0) Read 01: CE From SPI Write 02: keep bias on 03: keep pfd on	Gui <9'bdata><4'breg><3'bid> Write Register 06h: DSM Config 00; 0 seed select [1:0] 00: 1st order fb DSM Type [3:2] 000: widest (~ DSM ClkWidth Adj [6:4]	O7: En (rstb) to MCNT/PS logic O8: Disable Synch VCO divider reset O9: Prescaler Enable 10: VCO Side (Buf/PS) Bias Enable 11: CP Opamp Enable O00: Disable	000: Nominal PS Bias [14:12] 0 CP OpAmp Bias [16:15] 0: Mcounter o Mcnt Clk Gating [18:17] 00: Short (Def Divider Pulse Width [21:20]
 04: keep op on 05: keep xtal buf on 06: keep VCD buf on 07: keep GPO driver on 08: Reserved 09: Reserved 	7: Bypass DSM 7: Bypass DSM 8: Autoseed DSM En 9: Vdiv (1) or Rdiv for SD auxclk 10: SD auxclk (0) or SD dly (1) for DSM core 11: DSM Enable (0 kills clk) 12: Extend clk_sd (N>34) 13: Extend VDIV (N>34) 00: None Clk SD Dly (to buf][15:14]	000: Disable ✓ Div Resync En/bias[17:15] 18: Reserved 19: Front End Div2 En (if applicable) 20: Reserved 21: High Frequency Reference Register 09h: CP Currents / Bist VDIV 0: 0 mA ✓ DN I x20uA[6:0] 0: 0 mA ✓ UP I x20uA[13:7]	Register 0Ch: Channels/Ref [Exact Mode] 0 Read Write Register 0FH: GPO/LDO/SDO Select 0: Static test GPO Select [4:0] Read 5: GPO test data (1/0) Write Write 6: Prevent Automux of SDO Write Write 7: Prevent chipld from disabling driver 8: Disable PFET 9: Disable NFET
Register 02h:Reference Divider Setpoint ref divider ratio [13:0]d 0 Write	00: no drop V Dropped LSBs in 3ff[17:16] 18: BIST Enable 00: 1023 RDiv BIST cycles [20:19] 21: AutoClk Config Read 22: Invert SD Core clk Write	0: 0 mA Leak Mag x5uA [20:14] 21: Leak UP Offset Calculator 22: Leak DN 0 23: HiKcp Auto Leak Adjust	Read Only Registers 10H-13H Read All 0 10h[7:0] VC0 tune curve 10h[8]: VC0 Tuning busy 0 11h[18:0] SAR Error Mag (Counts) 11h[18]: SAR Error Sign (1 Neg)
Register 03h:SD Integer Divider intg [18:0]d Read 0 Write Register 04h: DSM Frac Divider Setpoint	Register 07h: Lock Detect 0: 5 lock detect counts[2:0]h 3: Enable Internal Lock Detect Read	Register 0AH: VTUNE Config 0: 1 rdiv Vtun Resol. [2:0] Read 000: Disa + - Curve Adj [5:3] Write 0: only @ Wait State Setup [7:6] Vite	12h[0]: GPO 12h[1]: Lock Detect 13h[15:0] BIST signature 13h[16]: Bist Busy
Calculator 0 hex	4: Reserved Default = 0 5: Reserved Default = 0 6: Digital (1) or Analog (0) LD timer sel	0: 8 VTUN # Sar Bits [9:8] 10: Force Curve sent during tune (from Reg5) 11: Bypass VCO Tuning	Read All Registers
To Hex Read To Frac Write	000: 1 👻 On Shot Duration (9:7) 00: Fa 💙 Ring Osc Config (11:10)	12: Don't trigger VCO SPI on Reg5 Write 0: xtal FSM clk sel (spi/\tune/Bist/etc)	Clear Register History
0 frac	12: Ring Osc Test Mode (1 Enable) 13: Reattempt lock when LD falls (once)	 15: Use FE of XTAL for FSM clk (BIST) 16: Force Rdivider Bypass 	Open Main Gui Interface

Figure 6. Typical PLL GUI (varies by PLL model)

5.8 PLL Configuration Save/Load

To save a PLL configuration to a file, use the "Save Reg File" button in the bottom right corner of the "PLL Main Control GUI". This allows you to instantly recall the desired PLL state by using the "Load Reg File".

Saving a "Register" file for Clocks & Timing IC devices does not capture the "Mode" state (fo/2, fo, 2fo).

Further instructions on the operation can be found in the Evaluation Board Operating Guide available on <u>www.hittite.com</u> or on the CD-ROM.

Rev A



5.9 VCO GUI

The VCO GUI section selects the Power or Performance Priority Mode, LVPECL or LVDS output amplitude - or other output amplitudes by selecting the Output Signaling, turns on/off the OUT_P and OUT_N, sets the MUTE on/off when unlocked and sets the Internal or External Termination. See the applicable datasheet for more details on these options.

Rev A




Figure 7. VCO GUI



Rev A

Clocks & Timing ICs Evaluation Kit User Manual

6. Hittite PLL Design Tool

Hittite PLL Design Software is a powerful tool that can be used to model and analyze performance of Hittite's PLLs. The tool can be used to:

- Model Integer and Fractional-N PLL performance
- Design loop filter component values
- Model and analyze individual and composite noise contributions
- · Model frequency and phase settling time

The PLL Design & Analysis Tool uses MathWorks' MCR (Matlab Compiler Runtime) Library which is included in the installation package. Hittite Microwave Corporation's limited rights to the deployment of MCR are governed by a license agreement between Hittite Microwave Corporation and MathWorks.

6.1 Using the Hittite PLL Design & Analysis Tool

- 1. The Hittite PLL Design tool requires parameters to be initialized before running a simulation. From the main software window select File, Open and select the appropriate .mat or .pll file.
- Enter/modify design parameters to tailor the simulation to your requirements (VCO frequency, PFD frequency, Loop BW, Phase Margin, etc.). Press the 'Compute' button in the lower right corner to graphically display simulated performance data.
- 3. Design an optimal loop filter by clicking on the Filter Design button to open the Loop Filter Design dialog. The Loop Filter Design tool provides various loop filter topology options and configurations.
- Edit individual noise contributors ranging from crystal oscillator, reference path, phase detector, VCO, RF divider, operational amplifier, delta-sigma modulator, etc. by clicking on Noise Contributors button.
 - a. Model and simulate the effect of VCO gain variation across VCO tuning range.
 - b. Model and analyze the effect of power supply noise on the loop performance from various PLL components.
- 5. View graphical displays of various modelled performance metrics by choosing the desired category from the Select Plot Type drop down menu.
- 6. Observe modelled loop parameters summary from Loop Parameters display.
- 7. Generate detailed HTML reports outlining simulation setup and resulting performance by selecting Generate Reports from the Tools menu.

7. Technical Support

Please contact <u>pll@hittite.com</u> for any questions. Hittite Microwave provides local direct support in many areas around the world. Please see the "Contact Us" page at <u>www.hittite.com</u>.



Order On-Line at: www.hittite.com Receive the latest product releases - click on "My Subscription"

20 Alpha Road Chelmsford, MA 01824 Phone: 978-250-3343 • Fax: 978-250-3373 • timing@hittite.com